


# Using hardware signals to detect malware in critical embedded systems

THCon 26


**Lucas Georget**<sup>1,2</sup>, Vincent Migliore<sup>1</sup>, Vincent Nicomette<sup>1</sup>,  
Philippe Leleux<sup>1</sup>, Arthur Villard<sup>2</sup>, Frédéric Silvi<sup>2</sup>

<sup>1</sup> LAAS-CNRS / <sup>2</sup> EDF R&D

# Context: industrial control systems (OT)




# Threat model: supply chain attack (trojans)



> Objective:  
detect and classify malicious subtle variations of a legitimate program

> Microarchitectural problem:  
Alternative to Hardware Performance Counters with a security focus!



# Methodology of the approach

> Hardware architecture description

RISC-V CPU

> Software programs benchmark

Metrics selection

> Microarchitectural signals extraction

Communication buses signals captures


> Features formatting (counters)

Instructions, addresses and control counters

> Machine Learning processing

Detection module with thresholds

# Signal probing: integrated logic analyzer



White: known microarchitecture  
Grey: black boxes

```

analyzer_signals = [
    # IBus (could also just added as self.cpu.ibus)
    self.cpu.ibus.stb,
    self.cpu.ibus.cyc,
    self.cpu.ibus.adr,
    self.cpu.ibus.we,
    self.cpu.ibus.ack,
    self.cpu.ibus.sel,
    self.cpu.ibus.dat_w,
    self.cpu.ibus.dat_r,

    # DBus (could also just added as self.cpu.dbus)
    self.cpu.dbus.stb,
    self.cpu.dbus.cyc,
    self.cpu.dbus.adr,
    self.cpu.dbus.we,
    self.cpu.dbus.ack,
    self.cpu.dbus.sel,
    self.cpu.dbus.dat_w,
    self.cpu.dbus.dat_r,
]
    
```

Communication buses  
(Wishbone, AXI, AXI-Lite)

# RISC-V instructions: splitting the signal

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
funct7				rs2		rs1		funct3		rd		opcode		R-type
imm[11:0]						rs1		funct3		rd		opcode		I-type
imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode		S-type
imm[12 10:5]				rs2		rs1		funct3		imm[4:1 11]		opcode		B-type
imm[31:12]										rd		opcode		U-type
imm[20 10:1 11 19:12]										rd		opcode		J-type



inst[4:2]	000	001	010	011	100	101	110	111
inst[6:5]								(> 32b)
00	LOAD	LOAD-FP	<i>custom-0</i>	MISC-MEM	OP-IMM	AUIPC	OP-IMM-32	48b
01	STORE	STORE-FP	<i>custom-1</i>	AMO	OP	LUI	OP-32	64b
10	MADD	MSUB	NMSUB	NMADD	OP-FP	<i>reserved</i>	<i>custom-2/rv128</i>	48b
11	BRANCH	JALR	<i>reserved</i>	JAL	SYSTEM	<i>reserved</i>	<i>custom-3/rv128</i>	≥ 80b

Table 9.1: RISC-V base opcode map, inst[1:0]=11


> And more for compressed instructions!

## > Which zones?

- > ROM
- > MAIN\_RAM
- > SRAM / SDRAM
- > CSRs
  - > Submodules
  - > Accessors


```
litex> mem_list
Available memory regions:
ROM      0x00000000 0x20000
SRAM     0x01000000 0x2000
MAIN_RAM 0x40000000 0x10000000
CSR      0x82000000 0x10000
```

# Setup: programmable logic controller



# LiteX last news!

Your program/OS :)





- > Clustering
  - > ACP/t-SNE
- > Classification
  - > XgBoost
  - > DecisionTree

TABLE III  
ACCURACY SCORES BY COMBINATION

Features	<i>transition counters</i>	<i>state counters</i>	Both
Instructions	84.17%	90.67%	90.67%
Data	90.67%	99%	99%
Both	92.29%	99.67%	99.67%

- > Better results than Hardware Performance Counters!  
(On CVA6: 72,5% HPCs / 90% with our custom signals)




Fig. 4. Confusion matrices for the *instruction-only* (left) and *data-only* (right) models.




Fig. 5. Features relevance with program classification contribution

# Embedding a lite hardware detection module





Fig. 3. Part of the Decision Tree from relevant features




- > 2: [Industrial Control System](#) (TrendMicro)
- > 3: [Securing supply chains](#) (TCG) - [Supply Chain Attack](#) (InfoSec)
- > 10: [Use LiteScope To Debug A SoC](#) (Enjoy-Digital)
- > 11: [The RISC-V Instruction Set Manual, Volume I](#) (RISC-V)
- > 13: [RISC-V Linux in LiteX/Rocket on FPGA Arty A7-100T](#) (SHC)
- > 15: [MicroPython on LiteX](#) (LiteX-Hub)

# LiteInjector: A LiteX Extension for Fault Injection



Architecture of the LiteInjector emulator



Example SoC that use LiteInjector and LiteScope

> <https://github.com/labsticc-arcad/LiteInjector>

Henault, Adam and Tanguy, Philippe and Lapôte, Vianney  
2025 28th Euromicro Conference on Digital System Design (DSD)

# Future works?

- > Self-hosted Linux FPGA system (gateway)
- > And then play with HAL (Hardware Analyzer)

The screenshot displays the HAL (Hardware Analyzer) software interface, which is used for simulating and analyzing hardware designs. The interface is divided into several key areas:

- 1:** The central area shows a detailed circuit diagram with various components like registers, multiplexers, and logic gates, connected by a network of lines.
- 2:** A 'Modules' panel on the top left lists the components used in the design, such as 'top\_module', 'FIFO', 'KEY\_BUF', 'OUTPUT\_BUF', 'PLAINTEXT\_BUF', 'ROUND\_FUNCTION', and 'STATE\_REGISTER'.
- 3:** A 'Views' panel on the left shows a list of simulation runs with columns for 'View Name', 'ID', and 'Timestamp'.
- 4:** A 'Groupings' panel on the left allows for organizing components into groups, with columns for 'Grouping Name', 'ID', and 'Color'.
- 5:** A 'Selection Details' panel at the bottom left provides information about the selected component, including its name, direction, type, and connected net.
- 6:** A 'Python Editor' on the right side contains a script for controlling the simulation, including imports, module definitions, and control logic.
- 7:** A 'Waveform Viewer' at the bottom right displays timing diagrams for various signals, showing their values over time.
- 8:** A 'Python Console' at the bottom right shows the execution output of the simulation, including warnings and informational messages.
- 9:** A 'Log' panel at the bottom center shows a list of log messages with columns for time, level, and message content.